

RFID READER ISO 11784 / 11785

PROTOCOL FDX-B

P/N 20001003

Table of Contents

1.	Project purpose 4
2.	Operating principle
3.	Telegram structure
4.	Encoding
5.	CRC calculation
6.	Hardware design12
6.1.	Development tools
6.2.	Reader frontend design
6.3.	PCB design
6.4.	Display17
6.5.	Enclosure
7.	Reader firmware
D	ecoding principle
D	ata display
	Double-Dabble Binary-to-BCD Conversion Algorithm
8.	Terminology
9.	Appendix

Kuva 1: Oscillogram of ISO 11784/11785 telegram Biphase encoding, FDX-B, Kerry blue terrier "Lily"	7
Kuva 2: ISO11784/11785 telegram continued	7
Kuva 3: CRC-16/CCITT KERMIT checksum calculation principle	8
Kuva 4: CRC-16/CCITT KERMIT checksum calculation, resulting CRC (in red)	9
Kuva 5: Tag simulator implementation	. 12
Kuva 6: Frontend LTSpice simulation schematic	. 13
Kuva 7: Simulation of antenna current (green) and demodulation voltage (blue) at resonance frequency	
134.2 kHz	. 13
Kuva 8: Frontend using EM4095 integrated circuit	. 15
Kuva 9: Power supply. Li-Ion battery charge & boost converter	. 15
Kuva 10: Data processing, PIC18F452	. 15
Kuva 11: Encoder simulator flowchart	. 22
Kuva 12: Reader state machine	. 23
Kuva 13: RFID simulator output, data and clock (green/yellow) at the start of the header sequence	. 26
Kuva 14: Prototype software testing	. 28

Taulukko 1:Telegram structure	5
Taulukko 2:Byte-wise CRC calculation with example data (input bytes reflected)	11
Taulukko 3: Decoding principle. Green=short; Blue=intermediate; Red=long time	19
Taulukko 4: Binary to BCD conversion, double-dabble method	20
Taulukko 5: Code snippet to generate CRC-16 KERMIT lookup table	24
Taulukko 6: CRC-16 KERMIT lookup table in hexadecimal. Index of table is the byte value (0x00 to 0xFF)	24
Taulukko 7: Code snippet to calculate byte-wise CRC	25
Taulukko 8: Bill of materials	29

1. Project purpose

Project's goal is to develop a tool for a pet owner or a breeder to be able to check whether a known implanted chip is working or to be able to identify an animal if it lost from its owner. At the same time, basics of radio frequency identification and practical implementation of a communication protocol for hardware and software could be learned.

2. Operating principle

To make a "chip" or a "transponder" communicate with a reader (scanner) contactlessly, technology known as RFID (Radio Frequency Identification) is used. This permits contactless dialogue between the "chip" and the "scanner" using radio waves from the chip which receives power from the scanner. In the case of the identification of domestic animals, low frequencies are used.



The chips which conform to ISO11784 are called FDX-B (Full duplex), FDX-A and HDX (Half duplex). For reasons of size, only FDX-A and FDX-B chips can be injected into domestic animals. HDX chips are used mainly in animal husbandry, generally used in ear tags.

Some countries still have not imposed the FDX-B standard and continue to use the FDX-A type chips (North America, Australia, Taiwan ...). In Europe, all countries use chips which comply with the ISO FDX-B standard.

3. Telegram structure

Transmitted information consists of 128 bits.



Taulukko 1:Telegram structure

4. Encoding

FDX-B protocol based transponders are defined to operate in the 134.2 kHz band, and employ a differential Manchester encoding, also known as bi-phase encoding scheme to transmit their information. The data bit rate is $f_c/32$, where f_c is the clock frequency.

Characteristics of bi-phase encoding FDX-B:

- Transition in the beginning of each bit
- logic "0": Transition in the middle of bit period
- logic "1": No transition during the bit period



When the tag (implanted microchip) enters the electromagnetic field transmitted by the RFID reader it draws power from the field and will commence transmitting its data by varying the

electromagnetic field which can be detected by the frontend circuitry. An example is shown in the oscillogram Kuva 1: Oscillogram of ISO 11784/11785 telegram Biphase encoding, FDX-B, Kerry blue terrier "Lily". The 11 bit header pattern is transmitted to indicate the beginning of the data block. Least significant bit (LSB) is sent first.

This is followed by 38 bits of the identification code. For an animal application this will be the identity code of the animal. This is a unique 12- digit decimal code for each animal. After every 8 bits a logic 1 bit is sent ("SEP" in the example oscillogram) and it is inserted to differentiate data from the header sequence.

This is followed by the 10-bit country code. A country code is a 3- digit decimal value used to refer to country of origin of the animal or a code of individual manufacturers. Country codes refer to standard ISO 3166 e.g. the example below, 578 (in decimal) corresponds to Norway.

The 1-bit data block (bit 66) status is an indicator bit to indicate whether an additional data block exists. A value of 1 indicates that the transponder contains an additional 24 bit data block. Otherwise it is 0. Following this there are 14 reserved bits allocated for future use.

The animal application indicator is a single bit (bit 82) indicating that the transponder is used for animal identification. This value is set to 1 to indicate an animal identification application and 0 otherwise.

A 16 CRC-16/CCITT KERMIT checksum over the preceding 64 bit block (excluding control bits "SEP") is included after the animal status bit.

After the CRC checksum bits comes the extra data block. This data block exists if the data block status bit (bit 66) is 1. When the data block status bit is 0 this value will be 000000. The data block may be used to append additional data relevant to the individual application.



Kuva 1: Oscillogram of ISO 11784/11785 telegram Biphase encoding, FDX-B, Kerry blue terrier "Lily"



Kuva 2: ISO11784/11785 telegram continued

ð	(0x7	4		ŝ	2		0;	;4E	3	ŀ	Ê	2		0	184	1		ds m	ß			0	хD	7		đsm	ŝ		0	x96	3			Ê	8		0)x9	0		đsm	ŝ			0x0)0		дsш	ß		1	Dx8	0		496					ĺ	pa	ado	ling	g 1	ј6 Ь	oits	5				٦
0 0	1 (0 1	1	1	0	1 1	0	1	0	0	1	0	1		0		0	1	0	1	1	1	0	1	0	1	1	0	1	1	0	1	0	0	1	0	0 () 1	0	0	1	0	0	0	0 0	0 0	0	0	0	0	0	0 0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
H	1 (0 0	0	1	0) 0	0	0	1	0	0 (1	Γ		T					Γ												T	T	T	T	Т	Г	T	T		Π		T	Τ	Τ	Γ	Π			T	Г	Г	T	T	t	t	t	t	t	Π	F	F	Π	Г	Η	Η	Г	Г	
H	0 (0	1	0	0	1	10	1	0	1	1	0	1 0		1 0	10		ŀ	10	1	1	1	10	1	0	1	1	0	1	1	0	1	0	0	1	0	010	10		10	10	1	0	0	0	00		0	0	0	0	0 1) 0	0	j,	10	to	te	10	10	0	0	0	0	0	0	0	0	0	0	0
H		ŀ	0	0	0	1 0	0	0	0	0	0	1 (1	1	t	T	t	F	F	t	F	F	t	F	F	F	F	F			1	╈	t	╈	t	t	t	t	t		Π	╈	T	T	T	T	Π		╈	T	t	t	t	t	t	t	t	t	F	Γ	F	F	Π	Γ	Π	Η	Г	Г	
Ħ	H	0	1	0	0	5	10	1	0	1	1	1	10		1 0		1 0	ŀ	10	1	1	1	10	1	0	1	1	0	1	1	0	1	0	0	1	0	0 0	10		10	10	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	ţ,	10	Ιō	Įσ	10	10	0	0	0	0	0	0	0	0	0	0	0
Ħ	H	Т	1	0	0	<u>,</u>	10	0	0	0	0	0	1 0		0 0) 1		t	t	F	t	t	F	F	t	F	F	F	F	F		Π	1	╈	╈	╈	t	t	t	t	t		H	╈	╈	╈	t	T	Π		╈	t	t	t	t	t	t	t	t	t	t	Π	F	F	Π	Г	Η	Η	Г	Г	
H	H	T	0	0	0		0	1	0	1	1	10			1 0		1	ŀ	10	1	1	1	0	1	0	1	1	0	1	1	0	1	0	0	1	0	0 0	10		10	0	1	0	0	0	0 0		0	0	0	0	0 1	0 0	0	0	1	10	ιto	Įσ	10	0	0	0	0	0	0	0	0	0	0	0	0
Ħ	H	$^{+}$	Г	Π		T		1	0	0	0	1 (ŀ	1 0	0	0	0	1	F	F	t	F	F	F	F	t		Π	1	╈	╈	╈	t	t	t	t	t	F	H	╈	╈	$^{+}$	t	T	H		╈	t	t	t	t	t	t	t	t	t	t	Η	F	F	Η	Г	Η	Η	Γ	Н	
Ħ	H	$^{+}$	T	Π	T	t	T	0	0	1	1	0 (1 0		1		0	1	1	1	1	1	0	1	1	0	1	1	0	1	0	0	1	0	0 (10		10	10	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	ţ,	10	Ιō	Įσ	10	10	0	0	0	0	0	0	0	0	0	0	0
H	H	╈	T	Π		t	┢			1	0	0 (<u>,</u>	1 0		10			0	1	0	0	0	0	1	F	F	F	F	F	F			1	╈	╈	╈	t	t	t	t	t	F	Π	╈	╈	T	T	Γ	Π		╈	t	t	t	t	t	t	t	t	t	t	Π	F	F	Π	Γ	Π	Π	Г	Г	
Ħ	H	╈	T	Π		t	\top		Π	0	1	0 (5	1	1 0		1		0	0	1	1	1	1	1	1	1	0	1	1	0	1	0	0	1	0	0 0	10		10	0	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	j,	10	Ιō	Įο	0	0	0	0	0	0	0	0	0	0	0	0	0
H	H	T	T	Π	T	T	T				1	0 (1 0	10			0	0	1	0	0	0	0	1	F	F	F	F	F			1	╈	t	╈	t	t	t	t	t		Π	╈	T	T	T	T	Π		╈	T	t	t	t	t	t	t	t	t	F	Γ	F	F	Π	Γ	Η	Η	Г	Г	
H	H	$^{+}$	T	Π	T	t	T		Π	1	0	0 (5	1 0			1		0	0	0	1	1	1	1	0	1	0	1	1	0	1	0	0	1	0	010	10		10	10	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	ţ,	10	Ιō	Įσ	10	10	0	0	0	0	0	0	0	0	0	0	0
Ħ	H	╈	T	Π	\top	t	┢		Π	1	T	T		1 0		10) 1	I C	0	0	0	0	0	1	0	0	0	0	1	F	F			1	╈	╈	╈	t	t	t	t	t	F	Π	╈	╈	T	T	Γ	Π		╈	t	t	t	t	t	t	t	t	t	t	Π	F	F	Π	Γ	Π	Π	Г	Г	
Ħ	H	T	T	Π		T	T		Π	1	┓	T	0				1 0		0	0	0	1	1	0	1	0	1	0	0	1	0	1	0	0	1	0	0 0	10		10	0	1	0	0	0	0 0		0	0	0	0	0 1	0 0	0	0	j,	10	Įο	Įσ	10	0	0	0	0	0	0	0	0	0	0	0	0
Ħ	H	T	T	Π		t	T		H	1	1	╈	Т	T	Τ	1	1 0		0	1	0	0	0	0	0	0	1	0	0	0	0	1		1	╈	t	╈	t	t	t	t	t	Γ	Π	╈	T	T	T	T	Π		╈	T	t	t	t	t	t	t	t	t	F	Γ	F	F	Π	Γ	Π	Π	Г	Г	
H	H	$^{+}$	T	Π	T	T	\top		Π	1	╡	╈	T	T	T	0			0	1	0	1	1	0	1	0	0	0	0	1	0	0	0	0	1	0	0 0	10		10	10	1	0	0	0	0 0		0	0	0	0	0 1	0 0	0	0	j,	1 0	ιtο	Įσ	10	10	0	0	0	0	0	0	0	0	0	0	0
H	H	T	T	Π	T	t	\top		Π	1	T	╈	t	t	t	Г	Τ	Τ	Γ	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	╈	t	t	t	t	T	Γ	Π	╈	T	T	T	Γ	Π		╈	T	t	t	t	t	t	t	t	T	F	Γ	F	F	Π	Г	Π	Π	Г	Г	
П	Π	T	Γ	Π		T	Τ		Π	1	T	╈	T	T	T	T	T	T	Τ	0	0	1	1	1	1	0	0	0	0	1	1	0	0	0	1	1	0 0	0) 1	10	0	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	j,	1 0	n lo	d o	0	0	0	0	0	0	0	0	0	0	0	0	0
П	Π	T	T	Π	T	T	Τ		Π	1	T	╈	T	T	T	t	t	t	T	Γ	Γ	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	T	T	t	T		Π	┓	T	T	T	Γ	Π		╈	T	T	T	t	T	T	T	T	T	T	Г	Γ	F	Γ	Г	Π	Г	Г	Г	
Π	Π	T	Γ	Π		Τ	Τ			1	T	T	T	T	T	T	T	T	Τ	T	Γ	0	1	1	1	1	0	0	0	1	1	0	1	0	1	1	0	1 0		10	0	1	0	0	0	0 0		0	0	0	0	0	0 0	0	0	j,	1 0	ιTο	ιTο	0	0	0	0	0	0	0	0	0	0	0	0	0
Π	Π	T	Γ	Π		T	Τ			1	T	T	T	T	T	T	T	T	Τ	T	T	Γ	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0 (<u>,</u>	1	T	T	Γ	Γ	Π		T	Τ	Τ		Π		T	T	T	T	t	T	T	T	T	T	Γ	Г	Γ	Γ	Г		Г	Г	Г	Г	
Π	Π	Τ	Γ	Π		Τ	Τ				T	Τ	Τ	Τ	Τ	T	T	T	Τ	Γ	Γ	Γ	0	1	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1 1	10	0	1	0	0	0	0 0	D O	0	0	0	0	0	0 0	0	0	1	1 0	10	10	0	0	0	0	0	0	0	0	0	0	0	0	0
Π	Π	Τ	Γ	Π		T	Τ			T	T	Τ	T	T	T	T	T	T	Τ	Γ	Γ	Γ	Γ	1	0	0	0	1	0	0	0	0	0	0	1	0	0 () 1	1	T	Γ		Π		Τ	Τ	Τ		П		Τ	Τ	T	T	T	T	Γ	Γ	Γ	Γ	Γ	Г	Γ	Γ	Г	Γ	Г	Г	Γ	П	Π
Π	Π	Τ	Γ	Π		Τ	Γ			Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Γ	Γ	Γ	Γ	0	1	1	1	1	0	1	1	0	1	1	0	1	0	1	1 0	0	0	1	0	0	0	0 0	D O	0	0	0	0	0	0 0	0	0	1	1 0	10	10	0	0	0	0	0	0	0	0	0	0	0	0	0
Π	Π	T	Γ	Π		T	Τ			1	T	T	T	T	T	T	T	T	Τ	T	T	Γ	T	Γ	1	0	0	0	1	0	0	0	0	0	0	1	0 (0	1		Γ	Γ	Π		T	Τ	Τ		Π		T	T	T	T	t	T	T	T	T	T	Γ	Г	Γ	Γ	Г		Г	Г	Г	Г	
Π	Π	Τ	Γ	Π		T	Τ				T	Τ	T	T	T	Τ	T	T	Τ	Γ	Γ		Γ		0	1	1	1	1	1	1	0	1	1	0	0	0	1	1 0	1	10	1	0	0	0	0 0	D O	0	0	0	0	0	0 0	0	0	1	1 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Π	Π	Т	Γ			Τ	Γ		Π	Τ	Τ	Τ	Τ	Τ	Τ	Γ	Τ	Τ	Γ	Γ	Γ	Γ	Γ	Γ		1	0	0	0	1	0	0	0	0	0	0	10		0	0	1			Π	Τ	Τ	Τ	Τ		П		Τ	Τ	Τ	Τ	Т	Τ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Г	Γ	Γ	Γ	Γ	Π	
Π	Π	Τ	Γ	Π		Τ	Γ			Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Τ	Γ	Γ	Γ	Γ	Γ	Γ	0	1	1	1	0	1	0	1	1	0	0	1	1	1 0	1	1	1	0	0	0	0 0	D O	0	0	0	0	0	0 0	0	0	ŋ.	1 0	10	10	0	0	0	0	0	0	0	0	0	0	0	0	0
																											1	0	0	0	1	0	0	0	0	0	0	1 (0	0	0	1																Γ	Γ							Γ		\Box			Γ	
Π		Τ		Π		T	Τ			1	T		T	T	T	T	T	T	Τ	Γ	Γ		Γ			Γ	0	1	1	0	0	0	1	1	0	0	1 (p ·	1 0	1	1	0	0	0	0	0 0	D O	0	0	0	0	0	0 0) 0	0)	1 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																												1	0	0	0	1	0	0	0	0	0 (p ·	1 0	0	0	0	1															Γ	Γ							Γ					Γ	
		Τ	Γ	Π		T	Τ			1	T	Τ	T	T	T	T	T	T	Τ	Γ	Γ	Γ	Γ	Γ	Γ	Γ		0	1	0	0	1	1	1	0	0	1 (0	1	1	0	1	0	0	0 0	o o	0	0	0	0	0	0 0	0	0	j,	10	10	10	0	0	0	0	0	0	0	0	0	0	0	0	0
\square	H	$^{+}$	t	П	\square	$^{+}$	\uparrow		H	1	╡	╈	$^{+}$	$^{+}$	T	t	T	t	T	t	Γ	Γ	T	F	Γ	T			1	n	n	n	1	n	nlı	nlı	nlı	h		10	10	n	n	1	1	╈	\uparrow	\top	T	Π		╈	\top	T	T	t	T	T	t	t	t	Γ	Г			Г	Γ	Π	Н	Г	Г	П

Kuva 3: CRC-16/CCITT KERMIT checksum calculation principle

RFID Reader Design document

Γ	П		П		П		\square		П			П	П			Π			\top	П		\top	T	Τ	T	П		T	Τ	110	10	0	1	n	n	o l r	h la	0	1	6	0	0 (n 1	1			\top	П		T	\top	Π	\square	\square	\top	\top	Τ	Π	Π	\top	\top	T	Π	Π	
┢	+	+	\mathbb{H}	+	\mathbb{H}	+	\vdash	+	++	+	+	+	\vdash	+	+	Н	+	+	⊢	H	+	+	+	╋	╀	Н	Η	+	+	Ŧ	1.	H	+	~	<u>.</u>		Ŧ	1.									+			$\frac{1}{2}$			H	H	+	\pm	+			\pm	\pm	t	H	H	
┢	+	+	\square	+	\vdash	+	\vdash	+	++	+	+	++	\vdash	+	+	Н	+	+	+	Н	+	+	+	╀	╀	Н	\vdash	+	4	4	1	μ	1	U	4	4	1	1	U	믹	빅	11		0	4		40	Ч		4	10	벁	Щ	Щ	ሞ	40	10	۳	Щ	ሞ	4	Ľ	뿌	벁	
	\square	\perp	\square	\perp	\square		\square	⊥	\square	\perp	\perp	\square	Ц	\perp		Ц		\perp	\perp	Ц	4	\downarrow	\downarrow	⊥	⊥	Ц	Ц	+	\downarrow	\downarrow	1	0	0	0	1	0 (0	0	0	0	1	0 (0 0	0	1	\downarrow	⊥	Ц	\downarrow	\perp	⊥	Ш	Ц	Ц	\downarrow	\downarrow	╞	Ц	Н	+	\downarrow	╞	\square	\square	
L			Ш									\square								\square											0	1	1	0	0	1	1	1	0	0	1	1 (0 1	10	1	0 (0	0	0	0	10	0	0	0	0 (0 O	0	0	0	00) 0	0	0	0	
																																1	0	0	0	1	pļo	0	0	0	0	1	o o	0	0	1													11						
Γ	П	Т	Π	Τ	Π		П	Т	Π		Τ	Π	Π	Т		Π		Т	Γ	Π	Τ	Т	Т	Т	Т	Π	Π	Т	Т	Т	Т	0	1	0	0	0	1	1 1	0	0	1	0 (0 1	10	1	1 (0 0	0	0	0	10	0	0	0	01	0 0	0	0	0	0 (0 0	10	0	0	Γ
T	Н	\top	Ħ	\top	H		H	T	Ħ	+	\top	Π	Π	╈		П		╈	Ħ	Ħ	T	t	t	T	T	П	Π		T	t	T	Π	1	0	0	0	1 0	0	0	0	0	0	1 0	0	0	0	1	П	╈	╈	T	Π	Π	ſŤ	t	t	T	П	T	+	t	t	Π	Π	
t	Н	+	H	+	H	+	H	+	Ħ	+	+	Ħ	H	+	+	Η	+	+	⊢	H	+	+	+	$^{+}$	$^{+}$	H	H	+	$^{+}$	$^{+}$	+	Η	0	n	0			1 1	0	n	1		1 1	10	1	1	1 0	h	n		10	Ы	1	1	1	1	10	6	int.	1	te	t.	너	Ы	
┢	+	+	\mathbb{H}	+	\vdash	+	\vdash	+	+	+	+	H	H	+	+	Н	+	+	⊢	H	+	+	+	╈	╈	Н	H	+	+	+	╈	Η	ľ	-	1	1			0	0	1	010				0	10	1 0	0	<u>_</u>	1	Ĥ	Ĥ	Ĥ	Ť	Ŧ	Ť	ť	Ť	Ŧ	Ŧ	ť	ť	Ĥ	F
┢	+	+	\mathbb{H}	+	\mathbb{H}	+	\vdash	+	+	+	+	\mathbb{H}	\vdash	+	┝	Н	+	+	⊢	H	+	+	+	╀	╀	Н	Η	+	+	+	╀	Η	Н	H	+	+					-										".	Н	H	H	+	t	1.	H	너	\pm	t	t	H	Н	
┢	+	+	\mathbb{H}	+	\vdash	+	\vdash	+	++	+	+	H	\vdash	+	┝	Н	+	+	+	H	+	+	+	╀	╀	\square	Η	+	+	+	╀	μ	H	\square	+	+	1	1	U	U	U	U	1 1		1	11	10	U	U		10	Щ	Щ	Щ	4	4	10	۳	쒸	ሞ	4	Ľ	벁	Щ	
\vdash	+	+	\square	+	\square	+	\square	+	\square	+	+	\square	\square	+	+	Ц	+	+	\perp	Н	+	+	+	╀	╀	Ц	\square	+	+	+	╞	Ц		\square	+	+	+	1	0	0	이	10	0 0	0	0	01	<u>)</u> 1	0	0	010	<u>)</u> 1	Ц	Ц	Н	+	+	╞	Ц	H	+	+	╞	\downarrow	Ц	
	\square	\perp	Ц	\perp	Ш		Ш	⊥	\square	\perp	\perp	Ц	Ц	\downarrow				\perp	\bot	Ц	$ \downarrow$	\downarrow	\downarrow	⊥	⊥	Ц	\square	\perp	\downarrow	\downarrow	⊥	\square			\downarrow	\perp	⊥	0	0	0	0	1	1 1	10	1	1 () 1	0	0	0 0) 1	0	0	0	아	<u>) o</u>	0	0	이	<u> </u>	깐	10	0	0	
																																										1 (0 0	0	1	0 (0	0	0	0	10	0	0	0	1				Ц					\square	
								Τ				Π								П		Τ	Τ	Τ	Γ				Т	Τ							Τ					0	1 1	10	0	1	0 1	0	0	0	1 1	0	0	0	1 (olo	0	0	0	0 0) 0	0	0	0	
Γ	П	Τ	Π		Π		П	Τ	Π			Π	Π	Т		Π		Τ	Г	Π	Τ	Т	Т	Т	Τ	Π	Π	T	Т	Т	Τ	Π			Т	Т	Τ	Γ	Γ	П		Τ	1 0	0	0	1 (0 0	0	0	0 0) 1	0	0	0	0	1	Τ	Π	П	Τ	Т	Г	Π	Π	Γ
T	Н	+	Ħ	+	H	\top	H	$^{+}$	Ħ	+	+	Ħ	H	╈	┢	Π		╈	Π	Ħ	1	+	t	t	t	Н	Π	+	$^{+}$	t	$^{+}$	Η		H	╈	╈	╈	t	T	H	╈			10	0	0 (0	0	0	1 0	0	0	0	1	10	10	0	10	010	10	10	10	0	Γ
t	Н	+	H	+	H	+	H	+	Ħ	+	+	Ħ	H	+	+	Η	+	+	+	H	+	+	+	$^{+}$	$^{+}$	H	H	+	$^{+}$	$^{+}$	+	Η	Η	H	+	$^+$	$^{+}$	+	\vdash	H	+	T	1	10	n	n	1 0	n	n	n r	10	1	n	0	01		1	H	it	+	Ŧ	f	Ħ	H	
┢	H	+	\mathbb{H}	+	\vdash	+	\vdash	+	\mathbb{H}	+	+	H	H	+	╈	Н	+	+	⊢	H	+	+	+	╈	╈	Н	H	+	+	+	╈	Η	Η	H	+	+	+	┢	⊢	H	+	+			0	[°]	1 1	0	0		10	H	Ň	Ň	1	Ŧ	0	6	L.	.	1.	1.	H	Ы	F
┢	+	+	\mathbb{H}	+	\mathbb{H}	+	\vdash	╋	+	+	+	\mathbb{H}	\mathbb{H}	+	╋	Н	+	+	⊢	H	+	+	+	╀	╀	Н	Η	+	+	+	╀	Η	Н	H	+	+	╋	╀	+	Н	+	+	ľ	10	0	-	10								+	ť				+	Ŧ	۴	۳	۲	
+	+	+	\mathbb{H}	+	\mathbb{H}	+	\vdash	+	++	+	+	\mathbb{H}	\mathbb{H}	+	+	Н	+	+	+	H	+	+	+	╀	╀	Н	Н	+	+	+	╀	Η	H	\square	+	+	+	╀	+	\mathbb{H}	+	+	+	╀	\vdash		110	10	-	110	10	Ľ	4	4	4	10	10	0	쒸	4	+	+	H	H	
\vdash	+	+	\square	+	\square	+	\square	+	\square	+	+	\square	\square	+	+	Ц	+	+	+	Н	+	+	+	╀	╀	\square	\vdash	+	+	+	╞	\square		\square	+	+	+	╞	\vdash	\square	+	+	+	\vdash	\square		1	0	0	1	10	1	인	익	40	41	10	0	의	40	40	40	10	비	
	\square	\perp	Ц		\square	\bot	Щ	\perp	\square			\square	\square	\perp				\perp	\downarrow	Ц	4	\downarrow	\downarrow		\perp	Ц	Ц	\downarrow	\downarrow	\downarrow		\square			\downarrow					Ц	\downarrow	\perp				\perp	1	0	0	0	10	0	0	0	00	<u>)</u> 1	10	0	0	0	1	\downarrow	\downarrow	Ц	
			Ш																	\square		\perp							\perp																		0	0	0	1 (0	1	0	0	1 (0 C	0	0	0	1	10	0	0	0	
																																																		1 (0	0	1	0	0	o o	0	0	1	0 0) 0	0	1		
Γ	Π		Π		Π			Τ	Π			Π		T				Τ	Г	Π	T	Τ	Τ	Τ	Γ	Π	Π	T	Т	Τ	Γ	Π			Τ	Τ	Τ	Γ		Π	Τ	Τ	Τ	Γ			Τ	Π		0 0	0	1	1	0	11	0 0	0	0	1	1	1 0	0	1	0	Γ
-		-	++	_				-		-	-	-	-	-	-	-		-	+	⊢	+	+	+	+	+		-	+	+	+	-			-	+	-	+	+	-		-	-	-	-		-	-		-			-	-	-	-	-	-		-	-	-	-	-		1

Kuva 4: CRC-16/CCITT KERMIT checksum calculation, resulting CRC (in red)

5. CRC calculation

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. Blocks of data entering these systems get a short check value attached, based on the remainder of a polynomial division of their contents. On retrieval, the calculation is repeated and, in the event the check values do not match, corrective action can be taken against data corruption.

CRC-16 CCITT bit-by-bit calculation principle is presented in Kuva 3: CRC-16/CCITT KERMIT checksum calculation principle. Initial value for calculation are the 8 data bytes followed by 16- bit padding of 0's. Thereafter data bytes, padding included, are exclusive-OR'd (XOR'd) bitwise with polynomial $x^{16}+x^{12}+x^5+1$ (17 bits long, 1000100000100001) as shown in the example (Polynomial = grey, intermediate result = blue). Note polynomial shift to the next "1" and skipping the "0" 's in the intermediate result. When all bits have been handled, that is polynomial reaching the last bit on the right or when the next shift of the polynomial would go past the last bit, the result's 16 MSB's contain the resulting CRC with its MSB on the right.

Microchip reader can then compare the read CRC (bits 84-100, excl. bit 92) with the calculated result of the data bits (bits 12-83, excl. the SEP-bits). If they match, it is likely that all bits have been correctly transmitted and read.

Another method is to use a byte-wise calculation principle. This speeds up data processing by using a pre-calculated CRC lookup table for all 256 possible (00 to FF hexadecimal) byte values. This method requires, however, additional use of data memory.

Process for byte- wise CRC-16 using example's input data and polynomial 0x1021, using reciprocal lookup table

crc	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
byte 1 (116)	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	
XOR->div=LSB	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	116
crc16[div]	0	0	1	1	0	1	0	1	1	0	1	0	0	0	1	1	
crc>>8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
intemediate crc	0	0	1	1	0	1	0	1	1	0	1	0	0	0	1	1	13731
byte 2 (75)	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1	
XOR->div=LSB	0	0	1	1	0	1	0	1	1	1	1	0	1	0	0	0	232
crc16[div]	0	1	1	0	1	0	1	1	0	1	0	0	0	1	1	0	
crc>>8	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	1	
intemediate crc	0	1	1	0	1	0	1	1	0	1	1	1	0	0	1	1	27507
byte 3 (65)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	
XOR->div=LSB	0	1	1	0	1	0	1	1	0	0	1	1	0	0	1	0	50
crc16[div]	0	0	0	1	0	0	1	0	1	0	0	1	0	0	0	1	
crc>>8	0	0	0	0	0	0	0	0	0	1	1	0	1	0	1	1	
intemediate crc	0	0	0	1	0	0	1	0	1	1	1	1	1	0	1	0	4858
byte 4(215)	0	0	0	0	0	0	0	0	1	1	0	1	0	1	1	1	
XOR->div=LSB	0	0	0	1	0	0	1	0	0	0	1	0	1	1	0	1	45
crc16[div]	1	1	1	1	1	0	1	0	1	1	1	0	0	1	1	1	
crc>>8	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	
intemediate crc	1	1	1	1	1	0	1	0	1	1	1	1	0	1	0	1	64245
byte 5(150)	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1	0	
XOR->div=LSB	1	1	1	1	1	0	1	0	0	1	1	0	0	0	1	1	99
crc16[div]	0	1	0	1	0	0	0	1	1	0	0	1	1	1	0	1	
crc>>8	0	0	0	0	0	0	0	0	1	1	1	1	1	0	1	0	
intemediate crc	0	1	0	1	0	0	0	1	0	1	1	0	0	1	1	1	20839
byte 6(144)	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	
XOR->div=LSB	0	1	0	1	0	0	0	1	1	1	1	1	0	1	1	1	247
crc16[div]	1	0	0	0	0	0	1	1	0	0	1	1	0	0	0	0	
crc>>8	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	
intemediate crc	1	0	0	0	0	0	1	1	0	1	1	0	0	0	0	1	33633
byte 7(0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
XOR->div=LSB	1	0	0	0	0	0	1	1	0	1	1	0	0	0	0	1	97
crc16[div]	0	1	1	1	0	0	1	0	1	0	0	0	1	1	1	1	
crc>>8	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	
intemediate crc	0	1	1	1	0	0	1	0	0	0	0	0	1	1	0	0	29196
byte8(128)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
XOR->div=LSB	0	1	1	1	0	0	1	0	1	0	0	0	1	1	0	0	140
crc16[div]	0	1	0	0	1	1	1	0	0	1	1	0	0	1	0	0	
crc>>8	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	
intemediate crc	0	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0	19990

Taulukko 2:Byte-wise CRC calculation with example data (input bytes reflected)

6. Hardware design

6.1. Development tools

A transponder simulator (encoder) was built to produce a reference data stream instead of an actual implanted tag. It is based on a Microchip PIC 16F877 microcontroller. Microcontroller produces a similar output as what was observed in the earlier example and which can then be read by the decoder to be developed. For initial purposes a hard-coded data content was implemented. Microcontroller drives an NPN- transistor to load down the "tag's" tank circuit, providing the modulation. Encoder flowchart is presented in Kuva 11: Encoder simulator flowchart.



Kuva 5: Tag simulator implementation

Larger coil around the "tag" circuitry is a "spy coil" enabling measuring the modulation of the RF-field

6.2. Reader frontend design

The electromagnetic field in the scanner is generated by an oscillator and a series-resonant inductor- capacitor (L-C) circuit. At resonance, inductive and capacitive reactance $X(L_A)$, $X(C_0)$ cancel each other out and impedance in the circuit consists only of resistance of the inductor coil and the driver IC's power stage.







Kuva 7: Simulation of antenna current (green) and demodulation voltage (blue) at resonance frequency 134.2 kHz

The resonant frequency is

$$f_r = \frac{1}{2\pi\sqrt{L_A C_o}}$$

where

$$C_o = C_{RES} + \frac{C_{DV1} x C_{DV2}}{C_{DV1} + C_{DV2}}$$

 C_{DV1} and C_{DV2} are the voltage divider capacitors (C2,C3,C4 in simulation providing 37 to 1 divider ratio). At resonance frequency, voltage magnitude over C1 in parallel with C2, C3 and C4, and similarly over L1 (two voltages which are 180 degrees out-of-phase) will be substantially higher than the supply voltage, in class of tens of volts to a few hundred volts, the actual magnitude depending on the resistance of the circuit. With the simulated component values it is about 120 V_{p-p}. Antenna coil peak current is

$$I_{ANTpeak} = \frac{4}{\pi} \left(\frac{V_{DD} - V_{SS}}{R_{ANT} + 2R_{AD} + R_{SER}} \right)$$

where

 V_{DD} = Supply voltage (5V) V_{SS} = Ground reference voltage (0V) R_{ANT} = Antenna coil (AC) resistance (R3 in simulation) R_{AD} = EM4095 driver internal resistance (R2 in simulation) R_{SER} = Series resistor (R1 in simulation)

Inductance of an air-cored inductor can be calculated using following empiric formula

$$\frac{L}{[\mu H]} = \frac{\left(N\frac{R}{[in]}\right)^2}{9\frac{R}{[in]} + 10\frac{H}{[in]}}$$

where R= Radius of coil in inches N= number of turns H= height of coil in inches

Coil inductance 439 μ H corresponds to approximately 50 turns of 0.05 mm wire at 0.05 spacing coiled with 45 mm radius. R_{SER} + R_{ANT} shall be 35 Ω . In practice coil inductance needs to be slightly less due to stray capacitances, approximately 400 μ H.



Kuva 8: Frontend using EM4095 integrated circuit



Kuva 9: Power supply. Li-Ion battery charge & boost converter



Kuva 10: Data processing, PIC18F452

EM4095 design criteria

- I_{ANTPeak} <250 mA
- $U_{p \text{ DEMIN}} \max 5V_{p}$
- $R_{AD} = 3 \Omega$ (typical)
- MOD pin shall be pulled down to GND for read-only application
- SHD pulled down to GND will enable oscillator
- RDY/CL is output for clock signal
- DEMOD OUT is output for data stream

6.3. PCB design





6.4. Display

A 2x16- character back-lit LCD Hitachi 44780- compatible display was used .

6.5. Enclosure







The enclosure was modeled in Autodesk Fusion360 and was made by using a 3D- printer with a 200 x200 mm bed size. Enclosure has four parts: Reader bottom, reader top, battery box bottom and battery box top.

7. Reader firmware

Decoding principle

- Calculate CRC lookup table in memory
- Put state machine in state "Wait for transponder"
- Read clock pulses (using interrupt routine triggered every 16th pulse edge) and determine the average clock period and calculate corresponding data pulse durations t_{short}, t_{intermediate} and t_{long}, check that they are within 134.2 kHz nominal +/- tolerance
- If number of trials is less than 10 put state machine in state "Read data"
- Read sufficient amount of data, 245 intervals (245=2x128+11) in memory using rising edge interrupt and store time intervals between the rising edges in an array
- Disable interrupts
- Put state machine in state "Decode"
- Detect header position in data stream
- Decode bits:
- Until 128 bits decoded
 - o Read time from array in memory
 - Select case
 - if time is t_{short}, bit is "0"; save in variable; break
 - if time is t_{long}, the bits are "1 1"; save in variable; break
 - If time is t_{intermediate}, and flag1 is not set, bit is "1", save in variable, set flag1 and read next time; break
 - If flag1 is set and time is t_{intermediate}, then bits are "01", save in variable ,reset flag1;break
 - o loop
- Separate 8 data bytes
- Calculate CRC-16/CCITT KERMIT using a lookup table over the 8 data bytes
- If CRC's match, put state machine in state "Display", else increase number of trials and put state machine in state ""Read data"
- Display 3-digit country code and 12-digit identification code in decimal format
- Wait for readout time
- Put state machine in state "Wait for transponder"



Taulukko 3: Decoding principle. Green=short; Blue=intermediate; Red=long time

Data display

Double-Dabble Binary-to-BCD Conversion Algorithm

National identification code consists of 12 decimal digits which require 38 bits. As the longest variables the selected microcontroller can handle are 32-bits, the conventional conversion method from binary to decimal using addition of powers of 2 is not easily applicable. Another way, applied here is to convert long binary integers into decimals by using the following method, in which the original binary number is first converted to BCD, a format in which each decimal digit is represented by four bits, which then can then be easily converted into corresponding decimals.

Double-dabble binary-to-BCD conversion a.k.a "shift and add 3" is as follows (example: consider an 8-bit binary 11111111 or FF_{16}): This principle can be extended to arbitrarily long binary numbers.

1. Shift the binary number left one bit.

2. If 8 shifts have taken place, the result BCD number is in the Hundreds, Tens, and Units column.

3. If the binary value in any of the BCD columns is 5 or greater, add 3 to that value in that BCD column.

4. Go to 1.

Operation	Hundreds	Tens	Units	Bina	iry
HEX				F	F
Start				1 1 1 1	1 1 1 1
Shift 1			1	1 1 1 1	1 1 1
Shift 2			1 1	1 1 1 1	1 1
Shift 3			1 1 1	1 1 1 1	1
Add 3			1010	1 1 1 1	1
Shift 4		1	0101	1 1 1 1	
Add 3		1	1000	1 1 1 1	
Shift 5		1 1	0001	1 1 1	
Shift 6		1 1 0	0011	1 1	
Add 3		1001	0011	1 1	
Shift 7	1	0010	0111	1	
Add 3	1	0010	1010	1	
Shift 8	1 0	0101	0101		
BCD	2	5	5		

Steps to convert an 8-bit binary number to BCD

Taulukko 4: Binary to BCD conversion, double-dabble method

8. Terminology

BCD	Binary Coded Decimal, decimal digits represented by four bits
CRC	Cyclic Redundancy Calculation
ISO 11784:1996	Standard for Radio frequency identification of animals — Code structure
ISO 11785:1996	Standard for Radio frequency identification of animals — Technical concept
ISO 3166	Standard for Country Codes
LSB	Least Significant Bit
MSB	Most significant bit
РСВ	Printed Circuit Board
RFID	Radio Frequency Identification

9. Appendix



Kuva 11: Encoder simulator flowchart



Kuva 12: Reader state machine

void CRC_table(void)

RFID Reader Design document

```
{
   Generator=0x1021;
    for (dividend=0;dividend<256;dividend++)</pre>
    {
        curByte=(unsigned int)(dividend);
        for (crcbit=0;crcbit<8;crcbit++)</pre>
        {
             if((curByte&0x0001)!=0)
             {
                 curByte>>=1;
                 curByte^=Reflect16(Generator);
             1
             else
                 curByte>>=1;
        }
        crctable16[dividend]=(unsigned int) curByte;
    }
}
unsigned int Reflect16 (unsigned int val)
{
    unsigned int resVal = 0;
    for (int i = 0; i < 16; i++)
    {
        if ((val & (1 << i)) != 0)
        {
             resVal \mid= (unsigned int) (1 << (15 - i));
    }
    return resVal;
}
```

Taulukko 5: Code snippet to generate CRC-16 KERMIT lookup table

Lookup Table:

0x0000 0x1189 0x2312 0x329B 0x4624 0x57AD 0x6536 0x74BF 0x8C48 0x9DC1 0xAF5A 0xBED3 0xCA6C 0xDBE5 0xE97E 0xF8F7 0x1081 0x0108 0x3393 0x221A 0x56A5 0x472C 0x75B7 0x643E 0x9CC9 0x8D40 0xBFDB 0xAE52 0xDAED 0xCB64 0xF9FF 0xE876 0x2102 0x308B 0x0210 0x1399 0x6726 0x76AF 0x4434 0x55BD 0xAD4A 0xBCC3 0x8E58 0x9FD1 0xEB6E 0xFAE7 0xC87C 0xD9F5 0x3183 0x200A 0x1291 0x0318 0x77A7 0x662E 0x54B5 0x453C 0xBDCB 0xAC42 0x9ED9 0x8F50 0xFBEF 0xEA66 0xD8FD 0xC974 0x4204 0x538D 0x6116 0x709F 0x0420 0x15A9 0x2732 0x36BB 0xCE4C 0xDFC5 0xED5E 0xFCD7 0x8868 0x99E1 0xAE7A 0xEAF3 0x5285 0x430C 0x7197 0x601E 0x14A1 0x0528 0x37B3 0x263A 0xDECD 0xCF44 0xFDDF 0xEC56 0x98E9 0x8960 0xBBFB 0xAA72 0x6306 0x728F 0x4014 0x519D 0x2522 0x34AB 0x0630 0x17B9 0xEF4E 0xFEC7 0xCC5C 0xDDD5 0xA96A 0xB8E3 0x8A78 0x9BF1 0x7387 0x620E 0x5095 0x411C 0x35A3 0x242A 0x16B1 0x0738 0xFFCF 0xEE46 0xDCDD 0xCD54 0xB9EB 0xA862 0x9AF9 0x8B70 0x8408 0x9581 0xA71A 0x8693 0xC22C 0xD3A5 0xE13E 0xF0B7 0x0840 0x19C9 0x2852 0x3ADB 0x4E64 0x5FED 0x6D76 0x7CFF 0x9489 0x8500 0x879B 0xA612 0xD2AD 0xC324 0xF1BF 0xE036 0x18C1 0x0948 0x3BD3 0x2A5A 0x5EE5 0x4F6C 0x7DF7 0x6C7E 0xA50A 0xB483 0x8618 0x9791 0xE32E 0xF2A7 0xC03C 0xD1B5 0x2942 0x38CB 0x0A50 0x1BD9 0x6F66 0x7EEF 0x4C74 0x5DFD 0xB58B 0xA402 0x9699 0x8710 0xF3AF 0xE226 0xD0BD 0xC134 0x39C3 0x284A 0x1AD1 0x0B58 0x7FE7 0x6E6E 0x5CF5 0x4D7C 0xC60C 0xD785 0xE51E 0xF497 0x8028 0x91A1 0xA33A 0xB2B3 0x4A44 0x5BCD 0x6956 0x78DF 0x0C60 0x1DE9 0x2F72 0x3EFB 0xD68D 0xC704 0xF59F 0xE416 0x90A9 0x8120 0xB3BB 0xA232 0x5AC5 0x4B4C 0x79D7 0x685E 0x1CE1 0x0D68 0x3FF3 0x2E7A 0xE70E 0xF687 0xC41C 0xD595 0xA12A 0xB0A3 0x8238 0x93B1 0x6B46 0x7ACF 0x4854 0x59DD 0x2D62 0x3CEB 0x0E70 0x1FF9 0xF78F 0xE606 0xD49D 0xC514 0xB1AB 0xA022 0x92B9 0x8330 0x7BC7 0x6A4E 0x58D5 0x495C 0x3DE3 0x2C6A 0x1EF1 0x0F78

Taulukko 6: CRC-16 KERMIT lookup table in hexadecimal. Index of table is the byte value (0x00 to 0xFF)

```
unsigned char pos;
unsigned int crc;
unsigned char Data[8];
unsigned int Compute CRC16()
{
    rs232 string("CRC intermediates;");
    crc=0;
    for (char b=0;b<8;b++)</pre>
    {
            crc=(unsigned int)(crc^Data[b]);
            pos=(char)(crc & 0xFF);
            crc=(unsigned int)(crc>>8);
            crc=(unsigned int)(crc^(unsigned int)(crctable16[pos]));
    }
    return crc;
}
                          Taulukko 7: Code snippet to calculate byte-wise CRC
```

MS0-X 2014A, MY50511704: Fri Apr 03 13:03:49 2020



Kuva 13: RFID simulator output, data and clock (green/yellow) at the start of the header sequence





Kuva 14: Prototype software testing

RFID Reader Design document

Component	Manuf.	Туре	Technical properties	Source	Pcs
PCB				Osh Park	1
USB connector	Cvilux	CU01-SAH1S00	USB-A	Partco	1
Switch SPDT		KYT LIU4 SMD		Partco	1
Inductor			SMD 47µH 1210	Partco	1
Q1			Crystal 20 MHz HC49/S		
Capacitor, tantal		TANSMD-C 47U 16V	47 uF, 16V	Partco	1
Capacitor, electrolytic		470µF 16V 8x12mm	470uF, 16V	Partco	1
Capacitor, ceramic		SMD 1206 270pF		Partco	1
Capacitor, ceramic		CHIPC 0805 2N7	2.7nF, 0805		
Capacitor, ceramic			470pF, 0805		
Capacitor, ceramic			82pF, 0805		
Capacitor, ceramic			1,5nF, 0805		
Capacitor, ceramic			100nF, 0805		
Capacitor, ceramic			10nF, 0805		
Diode		Schottky 1N5819		Partco	1
D' I		0,2A 100V 4ns			
Diode		SOD80		Partco	
LED smd					1
LED, sind			PINTALITOSLED 0005 VINCEA 12incd	-	1
					-
IC		MC34063	1 5A PEAK BOOST/BUCK/INVERTING SWITCHING REG	Partco	
10		MCP73831T-			
IC	Microchip	2ATI/OT	Battery Charger for 1 Cell of Li-Ion	Partco/Farnell	
R10, R14			0.1 ohm	Partco	
R15			0.05 ohm	Partco	
R11			470 ohm, 1206		1
R13			470 ohm, 1206		1
R9			180 ohm, 1206		1
R5			1,8 kohm, 1206		1
R8			1,8 kohm, 1206		1
R7			1,2 kohm, 1206		1
R4			10 kohm, 1206		1
R6			1 kohm, 1206		1
R1			?? Ohm, 1206		1
R2			100 kohm, 1206		1
R3			1 kohm, 1206		1
Connector		JST XH	2-POLE	Partco	1
					<u> </u>
LCD display			16 CHAR 2 ROWS		

Taulukko 8: Bill of materials